

## 50 Hz <br> Colour Television

## DA100 and DW100

 Chassis
## Contents

POWER SUPPLIES ..... 1
Switch Mode Power Supply ..... 1
Start up operation ..... 1
Voltage regulation .....  2
Over-voltage Protection .....  2
Over-current control .....  2
Slave Processor Power Supply .....  3
Degauss Circuit ..... 4
5v Regulator ..... 5
DA100 (59ESD7H and 66ESD7H) 4:3 chassis ..... 5
DW100 (56FW53H to 6FW54H) 16:9 chassis ..... 6
CLASS D OUTPUT STAGES ..... 7
Tda7480 Pin Functions ..... 7
Pin 9 - Frequency ..... 7
Pin 12 - Mute/Standby function ..... 7
Audio Output ..... 8
Field Output ..... 9
Vertical Fly-back ..... 10
VIDEO AND SYNC PROCESSOR ..... 11
Description ..... 11
Analogue front-end. ..... 11
Input Selector ..... 11
Clamping ..... 11
Automatic Gain Control ..... 12
Analogue-to-Digital Converters ..... 12
Digitally Controlled Clock Oscillator ..... 12
Analogue Video Output ..... 12
Average Beam Current Limiting ..... 12
Protection Circuitry ..... 12
Scan Velocity Modulation Output ..... 12
PICTURE ROTATION ..... 13
SCAN VELOCITY MODULATOR ..... 14
LINE OUTPUT STAGE ..... 15
East West Circuit ..... 16
Circuit Description ..... 16
MICROPROCESSOR CONTROL ..... 17
Reset ..... 18
PROTECTION ..... 19
Microprocessor ..... 19
Audio Output ..... 19
Beam Current ..... 19
Horizontal Mute ..... 19
Video/Sync Processor ..... 20
Safety ..... 20
Vprot ..... 20

## POWER SUPPLIES

This CTV employs two power supplies, which are similar in design to previous models. The Power Supply located on the sub-board 'PWB-C' will supply the Dolby Prologic circuit and Audio Output Stages that are also located on PWB-C. Similar to the CS, CA10 and CW100 chassis, when this receiver is in standby mode, the outputs from the power supplies (including the supply to the Main Microprocessor circuit) will be muted by removal of the FET gate voltage. The Slave Processor (IC702) performs standby and timer on/off functions, additionally in this chassis the Slave Processor will control the degauss circuit.

## Switch Mode Power Supply



## Start up operation

Rectified and smoothed mains voltage (+320VDC) is used to provide the start up voltage to the gate of Q701. Current flows via R713 and R714 charging C714 (C714 earth return is via T701 secondary winding pins 14 and 15). This allows a voltage at the gate of Q701 to rise slowly (Q701 will turn on when the gate reaches 4.5 V ). D712 ensures that Q701 gate voltage will not exceed 15V, preventing the FET being damage by voltage spikes.

When Q701 turns on, current will flow from the bridge rectifier, through T701 primary winding (pins 12 and 17), Q701 source/drain junction, returning to the bridge rectifier via, R716. The current flowing through T701 primary will induce an e.m.f. into secondary windings

The e.m.f. produced at T701 pin 15 will flow through D715 and the collector emitter junction of the opto-coupler (IC705), charging C713. Once the charge on C713 reaches 0.6 V Q703 will turn on, connecting Q701 gate to ground, turning Q701 off and discharging C714.

At this point, the magnetic field within T701 will collapse causing the e.m.f at pin 15 to go negative turning Q703 off.

Q701 will not turn on until sufficient charge has built up on C714. However, at this time the negative plate of C714 is approximately -12 V ; due to the collapsing field within T701. This results in the time period required to build sufficient charge on C714 to bias Q701 on increasing i.e. Q701 off time $=$ the time for the back 'e.m.f.' to decade to zero, plus C714 charge time form zero to 4.5 V approx.).

## Voltage regulation

The feed back through the opto-coupler (IC705), provides voltage regulation. The +150 V line is used as the controlling source and a reference is provided from the +16 v supply.

## Increase in load

As the +150 V rail falls due to an increase in load (high beam current), the trigger voltage of IC706 will fall, increasing IC706 cathode voltage, reducing the current flowing through the LED section of IC705. This has the effect of decreasing the conduction of the photo transistor part of IC705. This increases the voltage drop across the collector/emitter junction; thereby increasing the time taken to charge C713, delaying the point when Q703 turns on, turning Q701 off. Energy is transferred across T701 for a longer period, increasing the HT rail; hence, the frequency of the power supply will fall.

## Decrease in load

As the +150 V rail increase due to a decreasing load (low beam current), the trigger voltage of IC706 will rise decreasing IC706 cathode voltage which increases the current flow through the LED section of IC705. This has the effect of increase the conduction of the phototransistor within IC705. Thereby decreasing the voltage drop across the collector/emitter junction; which will decrease C713 charge time, advancing the point when Q703 turns off, turning off Q701 to turn on earlier. Energy is transferred across T701 for a shorter period, decreasing the HT rail; hence, the frequency of the power supply will increase.

It can now be seen that this is a variable frequency power supply, typically the frequency will vary between 144 kHz (no load) to 70 kHz (high beam current).

## Over-voltage Protection

D716 is used to prevent the secondary rails increasing beyond safe limits. If the e.m.f. at T701 pin 15 increases beyond safe limits D716 will conduct, increase the voltage across C713, thereby reducing its charge time, turning on Q703 earlier, turning off Q701, allowing the HT rails to fall. Once the HT starts to fall Q703 will turn off allowing the Power Supply to restart.

## OVER-CURRENT CONTROL

Over current control is performed by monitoring the amount of current passing though the R716 (Q701 drain, earth return resistor). This resistor is an extremely low value, 0.47R, and Ohms Law dictates that the current flowing through it must be proportional to the voltage across it. The base voltage required for turning on Q702, is +0.6 V then the voltage across R706 to 'trip' the circuit would have to be approximately 1.2 V (this includes 0.6 V drop across D 720 ). Therefore a current of 2.5 amps is required to operate the trip circuit.

The voltage developed across R716 will turn Q702 on via D713 and R719. Once Q702 turns on, C714 will discharge rapidly, removing Q701 gate bias. Q701 will remain turn off until the current through R716 decreases. At this point Q702 turns off allowing C714 to charge turning on Q701. If the overload is still present then Q702 will turn on again, thus repeating the cycle. In the case of a short circuit line output transistor the power supply will keep repeating this cycle. The HT rail and base of Q702 (if measured with a standard DVM) would normally read zero volts and the power supply appears not to be working. On some occasions when the short is not as heavy then a whistle may be heard.

## Slave Processor Power Supply

This part of the circuit has changed compared to previous chassis, where this supply was derived by means of a bridge rectifier with two additional 68 k resistors and a 5 v 1 zener diode to limit the voltage. This has been replaced by a series regulator circuit, which is supplied from one side of the mains, with an earth return via the bridge rectifier.

D708 and D707 forms part of a bridge rectifier, two diodes of the main bridge rectifier are used for the other part. Therefore, at the junction of D707 and D708 there is a 100 Hz signal comprising of positive halve cycles at mains potential. Each time this signal exceeds 47 v D729 will conduct, turning on Q717.


When Q717 turns on the gate of Q715 is taken to ground. Since this is a N Channel MOSFET Q715 is turned off and no current will flow through this device.

During the period when Q717 is turned off Q715 will turn on allowing C739 to charge to approximately $7 v$ which is limited to 5 v by R777 and D710.

It can now be seen that the period of Q715 conduction is very short (it is only turned on when the 100 Hz signal at the junction of D707 and D708 is less than 47v). Therefore, a top-up supply from the bridge rectifier circuit comprising of D734 and D731 is added to the cathode of D710 via R721 and R703.

The 100 Hz signal at the junction Q717 and D733 is also used as a timing signal for the real time clock within the slave processor. However, before it can be used the signal is passed through a Schmitt Trigger circuit (Q708 and Q709) to ensure that the signal free from noise.

## Degauss Circuit

This circuit is configured to ensure that the degauss circuit will not operated unless the switch mode power supply is operating and IC702 pin 14 = low.

A positive bias is applied to the emitter of Q714 from T701 pin 15 (rectified by D727 and limited by D728). Via the opto-coupler; IC708. Since Q714 is a pnp device once the base is taken low compared to the emitter, Q714 will turn on allowing current to flow through IC708 (LED Section), turning on the triac T702, allowing current to flow through the degauss coils.


Current will continue to flow through the degauss coils until either the PTC (POR701) has increased in value sufficiently to cut off the current flow, or IC702 pin 14 goes high, turning of Q714, preventing current flow through IC708, turning the triac T702 off.

Since the default condition for IC702 = low, it can be seen that the degauss circuit should now operate each time the CTV is turned on from the main on/off switch or switched from standby to normal operation. Whether the main processor has set up communication with the slave processor or not.

## 5v Regulator

This is another new circuit, but depending on whether you are dealing with the DA100 (4:3) chassis or DW100 (16:9) chassis will determine the exact circuit.

## DA100 (59ESD7H AND 66ESD7H) 4:3 CHASSIS

The FET Q704 is a series regulator producing 5 v , which is controlled by Q713. A voltage is fed-back from the output of Q704 (junction of L705 and C723) which will control the conduction of a variable zener diode (IC707). D723, Q705 and Q706 provide protection against excessive supply voltage.


## DW100 (56FW53H то 6FW54H) 16:9 chassis

For models using the DW100 chassis this regulator circuit has been replaced by an integrated circuit (L4978D).


This DC-DC converter will operate from a supply between $8 v$ to 55 v and produces an output voltage of between 3 v 3 and 50 v depending on the value of $R 747$ ( 5 v output $\mathrm{R} 747=2 \mathrm{k} 7$ ). C741 connected to pin 3 provides a soft-start routine. If pin 3 is held low then the device will not operate. The frequency of the internal oscillator is fixed by the value of R706 and C735. Over-current and over-voltage protection is incorporated into the design of this device.

## CLASS D OUTPUT STAGES

The class 'D' output stages that Sharp Electronics have used since the introduction of the CS chassis are now incorporated into a specially design integrated circuit (TDA7480 $=10 \mathrm{w}$ output power, TDA7481 $=15 \mathrm{w}$ output power and TDA7482 $=25 \mathrm{w}$ output power). These devices are ideal for use with TV Audio \& Field output stages where high efficiency (low energy use) is required.

Sharp Electronics are currently using the TDA7480 for Audio and Frame outputs and the TDA7481 to drive the sub-woofer.

## Tda7480 Pin Functions

| Pin No. | Name | Function |
| :---: | :---: | :---: |
| 1 | -Vcc | NEGATIVE SUPPLY. |
| 2 | -Vcc | NEGATIVE SUPPLY. |
| 3 | -Vcc | NEGATIVE SUPPLY. |
| 4 | OUT | PWM OUTPUT |
| 5 | BOOTDIODE | BOOTSTRAP DIODE ANODE |
| 6 | BOOT | BOOTSTRAP CAPACITOR |
| 7 | NC | NOT CONNECTED |
| 8 | FEEDCAP | FEEDBACK INTEGRATING CAPACITANCE |
| 9 | FREQUENCY | SETTING FREQUENCY RESISTOR |
| 10 | SGN-GND | SIGNAL GROUND |
| 11 | IN | INPUT |
| 12 | ST-BY-MUTE | ST-BY/ MUTE CONTROL PIN |
| 13 | NC | NOT CONNECTED |
| 14 | +VccSIGN | POSITIVE SIGNAL SUPPLY |
| 15 | VREG | 10V INTERNAL REGULATOR |
| 16 | +Vcc POW | POSITIVE POWER SUPPLY |
| 17 | -Vcc | NEGATIVE SUPPLY (De-coupled by 100nF) |
| 18 | -Vcc | NEGATIVE SUPPLY |
| 19 | -Vcc | NEGATIVE SUPPLY |
| 20 | -Vcc | NEGATIVE SUPPLY |

## Pin 9 - Frequency

The external components on this pin will determine the base frequency of the PWM section of this IC. Remember for the audio circuit the frequency will vary from the base frequency by the bandwidth of the audio signal ( 20 kHz ).

## Pin 12 - Mute/Standby function

The voltage at pin 12 will determine the working condition of this device. A voltage of less than 0.8 v will tell the device to switch to standby, where a voltage between 1.8 v to 2.5 v will result in the output being attenuated between 60 to 80 dB . For normal operation the voltage at pin 12 should be greater than 4 v .

## Audio Output

At switch on C362 is discharged holding IC301, pin 12 low preventing any output from IC301 until supply has been established. Once supply has been established and IC301, pin 12 is greater than 4 v then the IC301 will start to oscillate, producing a PWM signal with a frequency and a mark space ratio which is dependant on the input signal at pin 11. L352 and C361 form a low pass filter for conversion of the PWM signal into an analogue signal to drive the loudspeaker. A proportion of this drive signal is fed into an averaging circuit via R358 as a protection signal i.e. if the average of the signal at the junction of R358 and L352 is not zero then the software will switch the CTV to standby mode.


## Mute

During system reset or when the 'Line Mute (HOUT)' is present, the audio outputs will be muted due to an increase in Q305 base bias, turning it on.

The circuit description/diagram for this mute signal is shown on page 19.

## Field Output

The operation of the field output circuit is similar to the audio with the exception that there is no mute circuit except for C511, which will stop the circuit from operating until the +13 v supply, is present.


The PWM signal from pin 4 of the IC, is passed through a low pass filter (L352 and C504) producing a ramp signal at the field deflection coils. This ramp waveform will vary between +13 v when the scan is at the top of the screen decreasing to -13 v when the scan has reached the bottom of the screen. The field scan coils are returned to ground via Q503. Q503 is turned on during the vertical scan period and turn off during vertical fly-back.

IC502 will produce an error signal. This error signal is fed to the vertical drive input (IC501 pin 11), for the purpose of linearity and amplitude correction.

## Vertical Fly-back

At the point where vertical fly-back is initiated Q503 turns off and Q502 turns on allowing +25v to flow from Q502 emitter to the field scan coils. Since there is $-13 v$ on the other side of the scan coils derived from the vertical drive signal, we effectively have 38 v across the field coils, which will force the electron beam to the top of the screen.

The vertical drive signal that is outputted from IC801 pin 31 has a negative going pulse in addition to the normal ramp waveform. This negative pulse is used to initiate vertical fly-back. This drive signal is applied to the emitter of Q505 via R508. The potential divider R526 and R514 will fix Q505 base voltage so that it will only turn on during the period of the negative going pulse. Once Q505 turns on its collector voltage will fall turning on Q507 taking its emitter to ground, which results in:

Q503 turns off due to the removal of gate bias
Q502 turns on allowing +25 v at the junction of Q502 collector and the scan coils due to the action D507 conducting secondly enabling D507 to conduct.



From the Junction Q502 collector and the scan coils the vertical fly-back pulse is applied to IC801 pin 11 (Vprot Signal) as an indicator of vertical output stage operation. If IC801 cannot detect the negative edge of this pulse the IC801 will presume that the vertical stage is not operating correctly and blank the RGB drive.

## VIDEO AND SYNC PROCESSOR

This IC is a member of the 'Micronas' VDP 31xxB IC family, which are high-quality video processors Allowing the economic integration of features in all classes of TV sets. The VDP 31xxB family is based on functional blocks contained in the two previous chips form Micronas:

VPC 3200A Video Processor<br>DDP 3300A Display and Deflection Processor

VDP 31xxB contains the entire video, display, and deflection processing for $4: 3$ and 16:9 CTV's operating at either 50 or 60 Hz featuring:

2H adaptive Comb-filter
Scan Velocity Modulator.
1H Comb-filter
Colour Transient Improvement.
RGB Insertion
Tube Control
Programmable RGB Matrix
4 composite inputs (one for S-VHS)
Composite video \& sync output
Horizontal scaling (0.25 to 4)
Panorama vision
Black level expander
Dynamic peaking
Soft-limiter (gamma correction)
Picture frame generator
High-performance H/V deflection
Separate ADC for tube measurements
EHT compensation
One 20.25 MHz crystal (for all systems), few external components
Embedded RISC controller (80 MIPS)
$I^{2} \mathrm{C}$-Bus Interface
Single 5 V power supply

## Description

## Analogue front-end

This block provides the analogue interfaces to all video inputs and mainly carries out analogue-to digital conversion for the following digital video processing.

Most of the functional blocks in the front-end are digitally controlled (clamping, AGC, and clock-DCO). The control loops are closed by the Fast Processor ('FP') embedded in the decoder.

## Input Selector

Up to five analogue inputs can be connected. Four inputs are for input of composite video or S-VHS luma signal. These inputs are clamped to the sync back porch and are amplified by a variable gain amplifier. One input is for connection of S-VHS chrominance signal. This input is internally biased and has a fixed gain amplifier.

## Clamping

The composite video input signals are AC coupled to the IC. The clamping voltage is stored on the coupling capacitors and is generated by digitally controlled current sources. The clamping level is the back porch of the video signal. S-VHS chroma is also AC coupled. The input pin is internally biased to the centre of the ADC input range.

## Automatic Gain Control

A digitally working automatic gain control adjusts the magnitude of the selected base-band by $+6 /-4.5$ dB in 64 logarithmic steps to the optimal range of the ADC. The gain of the video input stage including the ADC is 213 steps/V with the AGC set to 0 dB .

## Analogue-to-Digital Converters

Two ADCs are provided to digitise the input signals. Each converter runs with 20.25 MHz and has 8 bit resolution. An integrated band-gap circuit generates the required reference voltages for the converters.

## Digitally Controlled Clock Oscillator

The clock generation is also a part of the analogue front end. The crystal oscillator is controlled digitally by the control processor; the clock frequency can be adjusted within $\pm 150 \mathrm{ppm}$.

## Analogue Video Output

The input signal of the Luma ADC is available at the analogue video output pin. A source follower must buffer the signal at this pin. The output voltage is 2 V , thus the signal can be used to drive a $75 \Omega$ line. The magnitude is adjusted with an AGC in 8 steps together with the main AGC.

## Average Beam Current Limiting

The average beam current limiter (BCL) uses the sense input for the beam current measurement. The BCL uses a different filter to average the beam current during the active picture. The filter bandwidth is approximately. 2 kHz .

The beam current limiter has an automatic offset adjustment that is active two lines before the first cut-off measurement line.

The beam current limiter allows the setting of a threshold current. If the beam current is above the threshold, the excess current is low-pass filtered and used to attenuate the RGB outputs by adjusting the white-drive multipliers for the internal (digital) RGB signals, and the analogue contrast multipliers for the analogue RGB inputs, respectively.

The lower limit of the attenuator is programmable, thus a minimum contrast can always be set. During the CRT measurement, the ABL attenuation is switched off. After the white drive measurement line it takes 3 lines to switch back to BCL limited drives and brightness.

## Protection Circuitry

'Vertical fly-back' and the 'Safety' inputs provide picture tube and drive stage protection.
Vertical fly-back; This pin searches for a negative edge in every field, otherwise the RGB drive signals are blanked. Drive shutoff during fly-back: this feature can be selected by software.

Safety; Input pin: this input has two thresholds. Between zero and the lower threshold, normal functioning takes place. Between the lower and the higher threshold, the RGB signals are blanked. Above the higher threshold, the RGB signals are blanked and the horizontal drive is shut off.

Both thresholds have a small hysteresis. The main oscillator and the horizontal drive circuitry are run from a separate (standby) power supply and are already active while the TV set is powering up.
Note:
In the DA100 and DW100 chassis the standby supply pin is connected to VCC.

## Scan Velocity Modulation Output

This output delivers the analogue SVM signal. The D/A converter is a current sink like the RGB D/A converters. At zero signal level the output current is $50 \%$ of the maximum output current.

## PICTURE ROTATION

Due to the width of a 16:9 CRT the horizontal tilt of the picture can be influence by external magnetic fields.

To overcome this problem, an extra coil is fitted around the CRT, which is connected between the junction of Q1603/Q1604 emitter and ground.

The microprocessor (IC1001) will output a PWM signal from pin 55. This signal is then passed through a LPF and fed to an error amplifier (IC601). The output from this error amp can swing from a positive to a negative voltage depending on the mark space ratio of the PWM signal from IC1001.


Under normal conditions (CRT is not effected by external magnetic fields) there will be no output from the error amplifier, therefore, both Q1603 and Q1604 are turned off causing no current to flow through the coil around the CRT neck. However if the output from the error amplifier is positive then Q1603 will turn on allowing current to flow from the +13 v rail, through the coil to ground. If the error amplifier output is negative going then Q1604 will turn on, allowing current to flow from ground to the -13 v rail.

The end user has control of this adjustment via the picture menu.

## Note

The location of this circuit can vary between 66cm models (Located on CRT base) and 76cm models (located on sub PWB).

## SCAN VELOCITY MODULATOR

The purpose of this circuit is to maintain the luminance level as the electron spot moves across the CRT face.

The distance that the electron beam travels from the electron gun to the CRT face at the outer edges of the CRT is greater than the distance from the electron gun to the centre of the CRT face. This distance is emphasised more on 16:9 CRT's than 4:3 CRT's with deflection angles of $110^{\circ}$

This result in the intensity of the electron spot varying as it travels across the CRT face. To overcome this a coil is placed around the CRT neck, close to the gun assembly. The purpose of this coil is to increase/decrease the speed, the spot travels across the CRT face, therefore, maintaining luminance transitions.


The signal that is used to control this circuit is derived from IC801 pin 34 and the amount of correction can be adjusted by the end user via the picture menu.

## LINE OUTPUT STAGE

As in previous chassis a transformer-less driver circuit has been used, with the driver stage obtaining it's run voltage from the fly-back transformer, T601.
At switch on +8 v from the power supply is applied to Q603 collector via R605 and Q602 collector via R628 and R608. At the same time -16 v is applied to Q602 emitter via R619. Horizontal drive from IC801 is applied to the base of Q603, This will cause Q603 to switch, which in turn switches the line output transistor Q601, producing an e.m.f on pins 6 and 10 of the fly-back transformer T601. The e.m.f at pin 10 is rectified by D611 to produce the positive run voltage and the e.m.f at pin 6 is rectified by D610 to produce the negative run voltage.


With this type of driver circuit, it is essential that the circuit is started softly, otherwise transient pulses can damage the line output transistor. This is achieved by doubling the horizontal drive frequency; which effectively reduces Q601 on time, until the run voltage has been established.

In addition to producing the EHT, focus, screen voltage and horizontal scan from the fly-back transformer T601, the $+/-13 \mathrm{v}$ rails for the field output are produced at pins 5 and 9 . D609 rectifies the e.m.f at pin 9 producing the +13 v and D608 rectifies the e.m.f at pin 5 producing the -13 v .

Horizontal fly-back pulses (HFB) from pin 1 is fed to IC801 for both timing purposes and safety (prevents excesses EHT), HFB is also rectified by D610 to produce +25 v for vertical fly-back. From the primary winding (pin 7) the HT is stepped up and rectified by D621 to produce the HT required by the CRT drive circuit. Finally a negative going voltage is fed from pin 8 to the protection circuit. This voltage represents the beam current. The greater the beam current (Bright Raster) the greater this voltage would be in a negative direction. This negative voltage is then fed to the IC1001 pin 95 via D622 and Q606. Once this voltage has exceeded safe working levels IC1001 pin 95 will go low switching the CTV to standby.

## East West Circuit

In addition to the normal function of an East West correction circuit used with 4:3, 110 ${ }^{\circ} \mathrm{CRT}$, with a wide screen CTV correction has to be allowed for the different types of scanning modes.

16:9 CTV generally has three scanning modes, $4: 3,14: 9$ and $16: 9$, additionally the $16: 9$ scanning modes has three variants, Full, Panama and Cinema. Full mode is used to stretch a picture which is in 4:3 format and contains fast moving action (motor racing), therefore, it does not matter if the line linearity is not constant across the screen. Panama is similar to full mode but this time the action is slow or even stationary (news programs), therefore, your eye would pickup on any variation in linearity. To overcome this the linearity in the centre of the screen is kept constant and the edges of the picture are stretched to fill the screen. Cinema mode is intended for use with pictures that are in true 16:9 format.


## Circuit Description

IC503 is a switching amplifier with integrated line pulses being fed to one input from the line driver circuit via Q501 and an East West parabolic signal from IC801 to the other input. This will produce a PWM signal running at line frequency and the width of the pulses will be determine by the East West parabolic signal.

This signal is then passed a driver circuit (Q506, class 'd' biased), low passed filtered (L603, C610) to the diode modulator (D603 and D604). Additionally from L603 the signal is fed to one end of a centre tap coil (L604) via C611. The other of L604 is connected to ground with the centre tap connected to the line linearity circuit. Therefore the line linearity can now be adjusted by the East West Parabolic signal.

## MICROPROCESSOR CONTROL

The microprocessor (CPU) is at the hart of this CTV, communicating with all other area via various data buses. Similar to the CS, CA10 and CW100 chassis this CPU is not operating during standby, therefore contained in the primary side of the power supply there is a slave processor. This slave processor has a volatile memory, therefore each time power is applied to this CTV the switch mode powers supply has to start enabling the slave processor program to be downloaded from the OTProm before switching to standby.


Parallel Bus Communication between the CPU and the OTProm (one time programmable read only memory). This device contains the software (operating system)

I2C bus There are two $I^{2} \mathrm{C}$ buses, $\mathrm{I}^{2} \mathrm{C}(2)$ communicates between the NVM's (eeprom), these devices contains data relating to all adjustments, whether it is an end user adjustment, service adjustment or an automatic setting performed by the CPU. I ${ }^{2} \mathrm{C}(1)$ provides serial data communications between the CPU and Tuner, Video Processor, Multi Sound Processor and the Dolby Processor (if fitted).

M3 bus Data communication between CPU and the teletext processor (MegaText)
SLave Data bus to the slave processor an a data us from the slave processor.
Reset in Main system reset, this will operate each time the main switch mode powers supply starts. Reset is a state change from low to high generated by IC1005.

Reset out (1) IC801 reset (low). If IC801 is not reset then the line oscillator will not function. This will only occur after reset in.

Reset out (2) Resets all other areas of this CTV, this will only occur after reset out (1). Teletext reset is inverted.

Protection If the CPU pin 96 goes low the CTV will switch to standby. This is trigged by one of the audio output stages or excessive beam current.

## Reset

It can be seen from the diagram below that all of the reset signals are a change in state, either form low to high or high to low. The order of events is as shown, supply, reset in, reset out (1), Reset out (2). The line oscillator will not start until reset out (1) has occurred and the HOUT pulse = zero


## PROTECTION

## Microprocessor

## Audio Output

The outputs from all of the audio output stages are fed to the base of Q303 and Q304. C377 and R361 form an averaging circuit. Since the audio signals are basically sine waves the d.c. voltage at the base of these transistors should be zero. If this base voltage was to increase in a positive direction Q303 will turn on, removing the biased from IC1001 pin 95, and the CTV will switch to standby.

The same is true if the base voltage increase negatively, this time Q304 will turn on, turning on Q302 causing IC1001 pin 95 to fall and the CTV will again switch two standby.


## Beam Current

If the beam current increase D622 will conduct, turning on Q606 which removes the bias from IC1001 pin 95 . The CTV will switch to standby

## Horizontal Mute

During the boot sequence the horizontal drive is inhibited by the HOUT signal from the microprocessor (IC1001 pin 57).


Its function is to remove the line drive by turning on Q607, thus placing short between the horizontal drive signal and ground, at the same time this HOUT pulse will cause the audio mute circuits to activate, preventing any noise from the speakers.

Additionally HOUT signal will occur when the microprocessor can not communicate with the other devices connected to the $I^{2} \mathrm{C}$ buses

## Video/Sync Processor

The video/sync processor (IC801) contains protection circuit that can monitor the scanning circuits operation.


## Safety

IC801 pin 12, EHT is calculated by measuring the rectified horizontal fly-back pulse. D615 and C617 are the rectifier components, and D617 limits the bias at pin 12 (sets normal conditions, $>1 \mathrm{v}$ ) There are two thresholds once the first threshold has been met the RGB drives are blanked, if the d.c. voltage continues to rise and passes the second threshold, then the horizontal drive is stopped.

## Vprot

This pin is monitoring the operation of the vertical output stage. The vertical fly-back pulses are applied to pin 11. If the negative edge of this signal cannot be detected then the RGB drives are blanked.

A V Link
This CTV chassis has the capability of directly controlling a VCR via the SCART socket or the VCR controlling the CTV. In either chase the VCR must be compatible with the 'A V Link' system, also during the installation of the CTV and VCR you will decide whether it is the CTV or VCR which has overall control.


Data from the CTV to VCR is from IC1001 pin 16 via Q1005 and is outputted from pin 10 either AV-1 or RGB SCART sockets. Data from VCR is from the same SCART connection but this time it is fed into IC1001 pin 92 via D1003. D411 provides protection from excess voltage being applied to the SCART sockets.

In addition to this data is outputted at AV-1 SCART pin 12, this data is intended to be read by a computer, enhancing fault finding procedures. Currently this system is still being developed, more details will be given when the software and interface becomes available.

